

FabTime Cycle Time Management Newsletter

Volume 3, No. 6 June/July 2002

Information

Mission: To discuss issues relating to proactive wafer fab cycle time management.

Publisher: FabTime Inc. FabTime sells cycle time management software for wafer fab managers.

Editor: Jennifer Robinson

Contributors: Maneck Bhujwala; John Fowler (ASU); Guido Dietz (Infineon Technologies); Hung-Nan Chen (Motorola); Andy Egan (Productivity Partners, Inc.); Douwe van Engen (Philips Semiconductors); Daren Dance (WWK); Eric Olsen (Ohio State University)

Welcome

Welcome to Volume 3, Number 6 of the FabTime Cycle Time Management Newsletter. In this issue, we have subscriber discussion related to wafer starts methodologies, operator modeling, operator dedication, ramp planning, cost of scrap, and recipe management. Most of the comments were submitted in response to previous reader questions - my thanks to all who took time out of your busy lives to contribute to our discussion!

In this month's main article, we propose three distinct cycle time management styles, and describe how each can be used to improve cycle time. We have named these three styles: The Traffic Cop; The Shepherd; and The Relay Coach. These are management styles we have observed in real fabs, although the names and descriptions are our own. Each style is suited to a particular cycle time focus. Traffic Cops control starts and WIP flow for production lots. Shepherds prevent engineering lots from disappearing onto shelves and hiding in corners. Relay Coaches ensure that critical hot lots are handed smoothly from one operation to the next. We hope that you will find the article useful. Graphical examples, using charts from FabTime's software, can be found on our website, at www.FabTime.com/ctmstyles.htm.

Frank and I hope to see some of you at SEMICON West next month (announcement below). The next newsletter is scheduled for publication in early August.

Thanks for reading! -- Jennifer

Table of Contents

- Welcome
- Community News/Announcements
- Subscriber Discussion Forum
- Main Topic – Cycle Time Management Styles
- Recommendations and Resources

FabTime

325M Sharon Park Dr.
#219
Menlo Park CA 94025
Tel: 408 549 9932
Fax: 408 549 9941
www.FabTime.com

Volume 3, No. 6

Community News/Announcements

FabTime at SEMICON West

FabTime's Frank Chance and Jennifer Robinson will both be attending SEMICON West in San Francisco July 22nd and 23rd. If any newsletter readers are planning to attend SEMICON West, and would like to meet with us, please let us know. Just send email to Jennifer.Robinson@FabTime.com or Frank.Chance@FabTime.com, and we'll be happy to arrange a meeting. Hope to see you there!

Semiconductor FabTech Article Published

Our paper "Understanding and Improving Wafer Fab Cycle Times" recently appeared in Volume 17 of Semiconductor FabTech (www.FabTech.org). You can find an abstract to the paper at www.fabtime.com/abs_FabTech02.htm.

Engineer Available for Employment

Maneck Bhujwala sent us the following announcement: "Software Quality Assurance and Development Manager/Engineer with experience in semiconductor Fab Automation (Computer Integrated Manufacturing) and Design Automation applications, available for immediate employment. Call Maneck Bhujwala at (408) 270-9173 or send email to maneck_bhujwala@mindspring.com."

FabTime welcomes the opportunity to publish community news and announcements. Simply send them to Jennifer.Robinson@FabTime.com.

Subscriber Discussion Forum

Wafer Starts Methodologies

In response to last month's question about wafer starts methodologies, John Fowler of Arizona State wrote: "Another fine issue..... The following paper will soon appear in the journal Production Planning and Control. I would be happy to send a copy to any interested parties: Fowler, J.W., Hogg, G.L., and Mason, S.J., "Workload Control in the Semiconductor Industry", Production Planning and Control, to appear." This paper is about both order release methodologies and dispatching strategies. You can request this paper from John at John.Fowler@asu.edu.

Operator Modeling

Guido Dietz of Infineon Technologies wrote in response to the question about

modeling operators: "I have got an interesting addition to your answer concerning Operator Modeling. There was a presentation on this year's ASMC in Boston (attached)."

H-N Chen and R. Dabbas, "Modeling Staffing Requirements within a Semiconductor Manufacturing Environment," Proceedings of the 2002 Advanced Semiconductor Manufacturing Conference, Boston, MA, 234-239, 2002.

If any subscribers would like a PDF copy of this presentation, send email to Jennifer.Robinson@FabTime.com. The full paper is available in the ASMC proceedings. The first author, Hung-Nan Chen of Motorola, added these comments:

“This paper takes similar approaches (capacity, queuing, and simulation) seen in Factory Explorer, Raviv 1995/TEFEN, AGI, and references in the paper but details on implementation of these methods. The technology is not new but the readers will benefit from seeing how these methods were implemented in a fab.”

Operator Dedication

Responding to both Rick Alexander’s previous comments on tool dedication, and last month’s question about planning for the number of operators, Douwe van Engen, Waferfab RF modules, Philips Semiconductors Nijmegen, The Netherlands wrote:

“Now we are struggling with the fact that there is a trend going on in our factory to make the operators more and more multiple employable (autonomous groups). This is not limited to make them multiple skilled for operations, but also for activities as simple preventive maintenance, making of progress reports and dispatch list, and training of other operators. It feels that those extra duties will have more management attention than moving of lots.

The question we are asking ourselves is: “how far can you go with making the operators multiple employable, without losing the benefits of multiple skilled operators in terms cycle time (lower variability). Is there an analogy with the example of Rick Alexander in Fabtime Cycle Time management Newsletter Volume 3, Number 4?”

Do you know what trend is going on in other semiconductor factories with respect to this topic?

Hopefully you can help us solving this dilemma.”

FabTime Response:

You raise an interesting issue. I’m afraid I haven’t heard anything about this type of operator training (going beyond traditional operator duties), and so I don’t have any answer to “how far can you go?” I think that it depends on the size of your factory, and on how much slack capacity the operators have. If your operators end up very highly loaded due to the additional activities, then you’ll end up with cycle time delays due to tools being ready for processing when no operator was available. The idea behind ordinary cross-training of operators to be able to use multiple tools is much like the idea of reducing tool dedication, and should improve cycle times in the same way. However, if you include training for other types of activities, to the point where the operators are sometimes not available when the tools need them to be, then I think you can hurt cycle time. For cycle time, you want to maximize the amount of time that operators are available to process lots at tools, and to transport lots, so that lots are never delayed because of operator unavailability. I do think that this is analogous to what Rick Alexander had to say about tool dedication. In your case, delays while the operator finishes other tasks are analogous to the setup times on equipment. But really, we can’t speak to the trend in the industry on this. Perhaps our other subscribers will have something to add.

Ramp Planning

Andy Egan of Productivity Partners, Inc. wrote: “One of your correspondents in your newsletter asked about Ramp plans. We examined this question at Siemens NTS and have since looked at it again. In both cases we purpose built the models, verified them at constant output, then started the ramp plan. In both cases implementing the plan as originally envisioned in the model would probably cause short-term but serious cycle time problems. We

NTS and have since looked at it again. In both cases we purpose built the models, verified them at constant output, then started the ramp plan. In both cases implementing the plan as originally envisioned in the model would probably cause short-term but serious cycle time problems. We were asked to run alternative plans and to suggest ways of getting the required production. After some experiments we found a combination that would probably achieve the production required without the cycle time penalty. In our experience each of these models needs to be built individually. The first model took 3 weeks but with input data already known, the second took six weeks including data collection. These models were built on AutoSched and Factory Explorer respectively and in both cases proved to be representative of the real system.”

Treating Scrap in Product Costing

Daren Dance of WWK sent the following comments on last month’s question about treating scrap in product costing: “I have found the yield losses generally stem from two sources: either the process is out of control or the process capability allows some product/process mismatch. For leading edge devices the risk of product/process mismatch may be quite high. In prior product costing, I have included this mismatch risk as a part of the cost of the product. We estimate the product/process mismatch risk using several published yield models and also looking at previous yield history. This helps to justify the higher price for new products that exceed the mainstream performance capabilities of the existing process.”

Recipe Management

Another subscriber wrote: “Here at my company we have a problem with recipe management. There are certain tool groups that have literary thousands of recipes. There are product specific recipes, tool

specific recipes, and lot specific R&D recipes, among others. There is a lot of recipe duplication. And there are several people who have rights to make changes, making it difficult to know who did what, when. A good example of the problems that poor recipe management causes occurred today. We have three tools that can run recipe X, but for some reason, for two days, operators were only using one of the tools, and WIP was piling up. Upon investigating we found out that someone had disabled the recipes from the other two tools, but didn’t inform others of the change. This happens all the time, in different areas of the fab. And it negatively affects cycle time. Is this something that we all live with or has someone developed a good system for recipe management?”

CT Benchmarking for GaAs Fabs

Eric Olsen, a researcher at Ohio State University, submitted the following question. “We are seeking viable benchmarks and benchmark criteria for cycle time in GaAs fab processes. It is our feeling that “working days/layer” is a problematic criteria in processes that use smaller wafers, suffer more breakage, and have an order of magnitude fewer layers than silicon processes.

- A. Does anyone have a standard for calculating theoretical or intrinsic cycle time for these types of processes?
- B. We feel that viable benchmark criteria should include wafer size, lot size, breakage handling policy (to process or not, min size, etc), and number of active and passive layers on the final die. Is this a complete enough set of criteria for making CT comparisons between processes? If not what else should be considered?
- C. What constitutes typical or “best-in-class” cycle time performance for GaAs fab processes?”

Cycle Time Management Styles

Introduction


In this newsletter, we've talked about many factors in a wafer fab that affect cycle time - utilization, lot size, hot lots, tool dedication, variability, and so on. Understanding these issues is certainly key to improving cycle time. Two months ago, Dan Siems wrote about why managing and improving cycle times is difficult (the core conflict), and proposed some key elements to a cycle time improvement program. As it was meant to, this article left us thinking: "OK, but what do you do next? On a day to day basis, how do you manage and improve cycle times?" Last month, we highlighted some of the financial benefits that stem from cycle time improvement. In this issue, FabTime proposes three distinct cycle time management styles, and describes how each can be used to improve cycle time under certain conditions. We have named these three styles: The Traffic Cop; The Shepherd; and The Relay Coach.

The Traffic Cop

The Traffic Cop's goal is to monitor and manage starts, to control equipment utilization. What the Traffic Cop does is:

1. Identify the fab bottleneck with a capacity model (usually spreadsheet, queuing, or simulation-based).
2. Control fab starts to keep the bottleneck utilization below 85%.
3. Monitor WIP turns (as shown in the chart below) in the fab to avoid unexpected utilization spikes.

This methodology requires that the Traffic Cop has access to an accurate capacity model, and has management authority for both starts plans and performance measurements.



Mathematical Justification and Impact

As we have discussed in earlier issues, utilization is generally the most significant driver of cycle time. This is based on well-known mathematical formulas. Cycle time at most toolgroups is proportional to $\rho / (1 - \rho)$, where ρ is the toolgroup loading. The higher the loading of the toolgroup, the higher the cycle time. For the fab as a whole, cycle time is highly dependent on the utilization of the bottleneck. As ρ approaches one, $1/(1 - \rho)$ approaches $1/0 \approx \infty$. So, the idea behind this traffic management style is to control ρ , so that $1/(1 - \rho)$ does not become unacceptably large.


Example

For a graphical example of the Traffic Cop method, applied using FabTime's cycle time management software, please go to www.FabTime.com/traffic_cop.htm.

The Shepherd

The Shepherd's goal is to monitor and manage inactive lots to control variability in the fab. Inactive lots are lots that have been at their current operation, without moving, for some period of time that the fab defines as "inactive." The general methodology for what the Shepherd does is:

1. Set a goal for maximum inactive time per lot (e.g. 10 hours).
2. Monitor the number of inactive lots (both the total in the factory, as shown in the chart below, and the numbers by area and/or key toolgroups).
3. Identify and address the root causes for lot inactivity, to prevent situations from recurring.



This methodology requires that the Shepherd has access to accurate, real-time reporting of inactive lots, and has management authority for scheduling and dispatching decisions as well as performance measurements.

Mathematical Justification and Impact

Cycle time is a function of utilization, arrival process variability, process time variability, and number of tools in each tool group. Focusing on inactives reduces variability in the fab. Processing the inactive lots first at an operation translates to processing the oldest lots first, and drives towards first-in-first-out dispatching. In mathematical terms, focusing on inactives at an operation reduces the coefficient of variation of arrivals to downstream operations, and thus reduces cycle times. As a side benefit: there have also been strong arguments made that the longer a lot sits in the fab without being worked on, the more likely it is to have yield problems. Therefore, reducing the number of inactives may improve yield.

Example

For a graphical example of the Shepherd method, applied using FabTime's cycle time management software, please go to www.FabTime.com/shepherd.htm.

The Relay Coach

The Relay Coach's goal is to monitor and manage queue time to control hot lot cycle times. What the Relay Coach does is:

1. Set a goal for the maximum hot lot queue time (e.g. 1/2 hour). This might vary for different types of hot lots.
2. Establish buy-in from key resources in the production organization.
3. Use an automated tracking and paging system to notify the Relay Coach if the queue time goal is exceeded for any hot lot.

This requires that the Relay Coach has access to an automated tracking and alerting system, significant management support, and a tactical communications plan (policies, escalation, directory, etc.).

Mathematical Justification and Impact

As we discussed in Issue 3.02, the presence of hot lots, with low cycle times, will tend to increase the cycle times of regular lots. However, if the number of hot lots is minimal (no more than 5%-10%), then the inflation of non-hot-lot queue time will be relatively small. The relay coach approach requires very close monitoring of the hot lots, above and beyond the simple use of lot priorities. This approach is thus only appropriate for a very small number of lots - perhaps 5 to 15 lots at one time. By only managing a few lots at one time with this method, it is possible to have very low cycle times for a few critical lots, without much adverse impact on the other lots.


Example

The chart on the next page shows the lot history for a critical lot, broken out into queue time vs. process time. For a more extended graphical example of the Relay Coach method, applied using FabTime's cycle time management software, please go to www.FabTime.com/relay_coach.htm.

Conclusions

This article proposes three styles for managing and improving wafer fab cycle times. The Traffic Cop approach involves managing starts to control utilization and thus keep cycle times lower for all lots. The Shepherd approach involves managing inactive lots, to reduce variability in the fab, and thus reduce both cycle times and cycle time variability. The Relay Coach approach involves focusing close attention on a small number of hot lots. This gets those particular lots through with very low cycle times, though at the expense of other lots. These approaches all require access to

Lot #2101 History, at 5/28/02 09:59
 5/26/02 09:23 to 5/28/02 09:59
 Started May 26 2002 9:23AM. In process.



accurate, real-time data about fab behavior, along with management authority to make recommendations or changes. These approaches can be used together (with some trade-offs required), and can be used in conjunction with other cycle time improvement efforts such as variability reduction programs. The idea of the article is to give examples of specific approaches that we have seen generate good results in real fabs.

Closing Questions for FabTime Subscribers

How do you manage cycle times in your fab, on a day-to-day or week-to-week basis? Do you recognize yourself in any of the three management styles defined above?

References

■ This article is derived from a talk that Frank Chance gave at Arizona State University in January of this year. For a

copy of the slides, send email to Frank.Chance@FabTime.com.

■ For an example of the Relay Coach type of approach (as applied by AMD), please see the paper M. Hillis and J. K. Robinson, "Super-Expediting in a 0.18 Micron Wafer Fab," Proceedings of the 2002 Modeling and Analysis for Semiconductor Manufacturing Conference (MASM 2002). Tempe, AZ, April 10-12, 2002. You can request this paper from FabTime at www.FabTime.com/request.htm.

FabTime Recommendations

Back of the Envelope Approximations

The idea behind this site is that sometimes you don't need exact calculations. Sometimes you need a rough estimate, to get an idea of the scale or scope of something. This is why "back of the envelope" calculations are used in the first place. The Back of the Envelope website contains a collection of these types of rough calculations and approximations. For example, there's a

picture that shows you what a dot for every second in the day looks like, and one that shows what a million dots look like. There are also sections on rounding, exponential notation, power of ten calculations, etc. This site is at www.vendian.org/envelope/. We learned about this site from the Librarians' Index to the Internet (www.lii.org).

Subscriber List

Total Subscribers: 921

- 1st Silicon (3)
- 3M Company (5)
- ABB (5)
- Abbie Gregg Inc. (6)
- ADC (1)
- Adexa Corporation (1)
- Advanced Micro Devices (39)
- Advanced Sound Products (1)
- Affymetrix (1)
- Agere Systems (5)
- Agilent Technologies (7)
- Aisin Indonesia (1)
- Alflight Canada (1)
- Alpha Industries (2)
- Alpha-Sang (1)
- ALTIS Semiconductor (1)
- AMI Semiconductor (2)
- Amkor (4)
- AMR Research (1)
- Analog Devices (5)
- Andes University (1)
- Applied Materials Corporation (13)
- Aralight Corporation (2)
- Arch Wireless (1)
- Arizona State University (5)
- Arkansas Tech University (1)
- Asia Management Group (1)
- ASM International NV (1)
- ASML (4)
- Asyst Connectivity Tech, Inc. (2)
- ATMEL (5)
- AU Optronics Corporation (1)
- Australian National University (1)
- Automatiseringsteknik (1)
- Axcelis Technologies (1)
- Axsun Technologies (1)
- Babson College (1)
- Bookham Technology Plc (1)
- Boston Scientific (1)
- Bovis Lend Lease Microelectronics (1)
- BP Solar (3)
- Brooks Automation (3)
- Byelorussian State Economic Univ. (1)
- C&D Aerospace (1)
- Cabot Microelectronics Ltd. (1)
- California Micro Devices (2)
- California Polytechnic State University (2)
- Cannon Precision (1)
- Canon USA (1)
- Carsem M Sdn Bhd (3)
- Chartered Semiconductor Mfg (26)
- CIMETECH International Inc. (1)
- CMC Electronics (1)
- CNRI (1)
- Communicant (1)
- Compugraphics International Ltd. (1)
- Conexant Systems, Inc. (4)
- Continental Device India Ltd. (1)
- Cornell University (1)

Corning (1)
 C-Port Corporation (1)
 Cree, Inc. (1)
 Cronos Integrated Microsystems (1)
 Cummins S. de R.L. de C.V. (1)
 Cyberfab (1)
 Cypress Semiconductor (1)
 Dallas Semiconductor (3)
 DALSA Semiconductor (2)
 Dartmouth College (1)
 Datacon Semiconductor Equipment (1)
 Delphi Automotive Systems (2)
 Delta Design (1)
 Dick Williams and Associates (1)
 Digital Optics Corporation (2)
 Dow Corning Corporation (1)
 Durham ATS Group (4)
 Dwarkadas Associates (1)
 Eastman Kodak Company (3)
 Electroglas, Inc. - Statware Division (2)
 e-METS Co, Ltd (1)
 ENSIACET (1)
 EPCOS Pte Ltd (1)
 Ernst & Young (1)
 eSilicon Corporation (1)
 Eskay Corporation (1)
 FabOptima GmbH (1)
 FabTime (3)
 Fairchild Imaging (1)
 Fairchild Semiconductor (3)
 Fort Wayne Wire Die (1)
 Fraunhofer (2)
 Front Line Performance (1)
 Fujitsu Microelectronics, Inc. (1)
 Gebze Institute of Technology (1)
 Genmark Automation (1)
 Georgia Tech (1)
 Gintic Institute of Mfg. Technology (1)
 Global Integrated Ventures (1)
 Headway Technologies (4)
 Hewlett-Packard Company (6)
 Hitachi, Ltd. (1)
 Hitachi Nippon Steel Semiconductor (4)
 HL Electronics & Engineering (1)
 Honeywell (2)
 Huck Fasteners (1)
 Hynix Semiconductor Mfg America Inc. (1)
 i2 Technologies (1)
 Ibiden Philippines (1)
 IBM (13)
 ICF Consulting (1)
 ICG / Semiconductor FabTech (2)
 IDC (7)
 IMEC (2)
 Indian Sugar and General Eng. Corp. (1)
 Infineon Technologies (36)
 Infosim Networking Solutions (1)
 INNOTECH Corporation (2)
 INSEAD (3)
 Institut National Polytech. de Grenoble (2)
 Integrated Device Technologies (2)
 Integrated Technologies Company (2)
 Intel Corporation (40)
 Intelligent Quality Systems (1)
 International Rectifier / HEXAM (6)
 Intersil (3)
 Interstar Technology (1)
 ITI Limited (1)
 IZET Innovationszentrum Itzehoe (1)
 Jacobs Consultancy (1)
 James Nagel Associates (1)
 JDS Uniphase (3)
 Kansas State University (1)
 Ken Rich Associates (1)
 Keybowl, Inc. (1)
 KLA-Tencor (1)
 Kulicke & Soffa Industries, Inc. - K&S (1)
 Kymata - Alcatel (1)
 Lexmark International, Inc. (1)
 Linear Technology (1)
 Litel Instruments (2)
 LSI Logic (12)
 Lynx Photonic Networks (1)
 M+W Zander (1)
 M2M Group (1)
 Macronix International Co. (5)
 Managed Outsourcing, Inc. (2)
 MASA Group (1)
 Maxim Integrated Products, Inc. (3)
 Medtronic (5)
 MEMS Optical (1)
 Merck Sharp & Dohme (1)
 Methode Electronics, Inc. (1)
 Metrology Perspectives Group (1)
 Micrel Semiconductor (1)
 Microchip Technology (1)

Micron Technology, Inc. (8)
 MicroVision-Engineering GmbH (1)
 Mitsubishi Semiconductor Europe (2)
 MMC Technology (1)
 Motorola Corporation (51)
 MTE Associates (1)
 Nanometrics (1)
 Nanyang Technological University (4)
 National Chiao Tung University (1)
 National Semiconductor (12)
 National Univ. of Ireland - Galway (1)
 National University of Singapore (2)
 NEC Electronics (9)
 Nortel Networks (7)
 Ohio State University (1)
 Oklahoma State University (1)
 ON Semiconductor (8)
 Onix Microsystems (1)
 OPTUM-IES (1)
 Palmborg Associates, Inc. (2)
 Pelita Harapan University (1)
 Penn State University (3)
 Peter Wolters CMP Systeme (1)
 Philips (21)
 Piezo Technology Inc. (1)
 Planar Systems (2)
 PolarFab (3)
 Politecnico of Milano (1)
 Powerex, Inc. (3)
 PRI Automation (2)
 Productivity Partners Ltd (1)
 ProMOS Tech. (1)
 Propsys Brightriver (1)
 PSI Technologies, Inc. (1)
 Quanta Display Inc. (1)
 Ramsey Associates (1)
 Raytheon (2)
 Read-Rite Corporation (4)
 Redicon Metal (1)
 Rexam (1)
 Rockwell Automation (1)
 RTRON Corporation (2)
 SAE Magnetics (2)
 Saint-Gobain Company (1)
 SAMES (1)
 Samsung (14)
 Samtel Electron Devices GmbH (1)
 SAP AG (1)
 Seagate Technology (19)
 SEMATECH (18)
 Semiconductor Research Corp. (1)
 SemiTorr NorthWest, Inc. (1)
 Senzpak Pte Ltd. (1)
 Serus Corporation (1)
 SEZ America, Inc. (1)
 Shanghai Grace Semiconductor Mfg. (1)
 SiGen Corporation (1)
 Silicon Integrated Systems Corp (1)
 Silicon Manufacturing Partners (4)
 Silicon Sensing Products UK (3)
 Silterra Malaysia Sdn. Bhd. (5)
 Sipex Corporation (1)
 SMIC (1)
 Solectron (1)
 Sony Semiconductor (11)
 SoundView Technology (3)
 Southern Wire Industries (1)
 SSMC (2)
 STMicroelectronics (34)
 Stonelake Ltd. (1)
 Storage Technology de Puerto Rico (1)
 SUNY-Binghamton (1)
 Superconductor Technologies, Inc. (1)
 Süss MicroTec AG (2)
 Synquest (2)
 Systems Implementation Services (2)
 Takvorian Consulting (1)
 Tata Technologies (1)
 TDK (1)
 TECH Semiconductor Singapore (20)
 Technische Universität Ilmenau (1)
 Terosil, a.s. (1)
 Texas A&M University (1)
 Texas Instruments (14)
 Tokyo Electron Deutschland (1)
 Tower Semiconductor Ltd. (1)
 Toyota CRDL (1)
 Triniti Corporation (1)
 TriQuint Semiconductor (8)
 Tru-Si Technologies (1)
 TRW (3)
 TSMC (4)
 UMC (7)
 Unisem (1)
 United Monolithic Semiconductors (2)
 Unitopia Taiwan Corporation (2)

University of Arkansas (1)
University of California - Berkeley (5)
University of Cincinnati (1)
University of Federal de Santa Catarina (1)
University of Missouri-Columbia (1)
University of Southern California (1)
University of Texas at Austin (1)
University of Virginia (2)
University of Wuerzburg - Germany (1)
University Porto (1)
Virginia Tech (9)
Vishay (1)
Vitesse Semiconductor (1)
Voltas Limited (1)
Wacker Siltronic (3)
WaferTech (11)
Win Semiconductor (1)
Wright Williams & Kelly (8)
Xerox Brazil (1)
X-FAB Texas, Inc. (3)
Yonsei University (1)
Zarlink Semiconductor (2)
Zetek PLC (1)
ZMC International Pte Ltd (2)
Unlisted Companies (9)

Consultants:

Carrie Beam
Vinay Binjrajka (PWC)
Javier Bonal
Steven Brown
Stuart Carr
Alison Cohen
Paul Czarnocki

Scott Erjavic
Greg Fernandez
Ted Forsman
Navi Grewal
Cory Hanosh
Norbie Lavigne
Bill Parr
Nagaraja Jagannadha Rao
Michael Ray
Lyle Rusanowski
Mark Spearman (Factory Physics, Inc.)
Dan Theodore
Craig Volonoski
Henry Watts (CAMDesigns)

Note: Inclusion in the subscriber profile for this newsletter indicates an interest, on the part of individual subscribers, in cycle time management. It does not imply any endorsement of FabTime or its products by any individual or his or her company. To protect the privacy of our subscribers, email addresses are not printed in the newsletter. If you wish contact the subscribers from a particular company directly, simply email your request to the editor at Jennifer.Robinson@FabTime.com. To subscribe to the newsletter, send email to the same address. You can also subscribe online at www.FabTime.com/newsletter.htm. We will not, under any circumstances, give your personal information to anyone outside of FabTime.